

Digital design intern ADI

ASIC flow for 4bit Counter

Made by:

Hagar Emadeldin Fathy Emara

The RTL code:

```
1 // counter4.v
2 module counter4 (
3     input wire      clk,
4     input wire      rst_n,
5     input wire      en,
6     output reg [3:0] count
7 );
8
9     always @(posedge clk or negedge rst_n) begin
10         if (!rst_n)
11             count <= 4'b0000;
12         else if (en)
13             count <= count + 1'b1;
14     end
15 endmodule
```

Configure file

```
1 set ::env(DSIGN_NAME) "counter4"
2
3 set ::env(VERILOG_FILES) "$::env(DSIGN_DIR)/src/counter4.v"
4
5 set ::env(CLOCK_PORT) "clk"
6 set ::env(CLOCK_NET) "clk"
7 set ::env(CLOCK_PERIOD) "10"
8
9 set ::env(FP_SIZING) "absolute"
10 set ::env(DIE_AREA) "0 0 100 100"
11
12 set ::env(PL_TARGET_DENSITY) "0.5"
13
14 set ::env(SYNTH_STRATEGY) "AREA 0"
```

Results

Timing:

```
13 worst_slack
14
15 =====
16 report_worst_slack -max (Setup)
17 =====
18 worst slack 6.77
19
20 =====
21 report_worst_slack -min (Hold)
22 =====
23 worst slack 0.23
24 worst_slack_end
25 clock_skew
26
27 =====
28 report_clock_skew
29 =====
30 Clock clk
31 Latency      CRPR      Skew
32 _21_/CLK ^
33   0.29
34 _22_/CLK ^
35   0.27   -0.02      0.01
36
37 clock_skew_end
38 power_report
39
40 =====
41 report_power
42 =====
43 Group          Internal   Switching   Leakage     Total
44                Power      Power       Power       Power (Watts)
45 -----
46 Sequential      1.72e-05    1.49e-06    3.50e-11    1.87e-05    21.5%
47 Combinational    5.35e-05    1.49e-05    2.66e-10    6.84e-05    78.5%
48 Macro           0.00e+00    0.00e+00    0.00e+00    0.00e+00    0.0%
49 Pad             0.00e+00    0.00e+00    0.00e+00    0.00e+00    0.0%
50 -----
51 Total           7.07e-05    1.64e-05    3.01e-10    8.71e-05    100.0%
52                81.1%      18.9%      0.0%
53 power_report_end
54 area_report
55
56 =====
57 report_design_area
58 =====
59 Design area 593 u^2 9% utilization.
60 area_report_end
```

DRCs:

```
11 ubm
12 Scaled tech values by 2 / 1 to match internal grid scaling
13 Loading sky130A Device Generator Menu ...
14 Using technology "sky130A", version 1.0.291-36-g41c0908
15 Warning: Calma reading is not undoable! I hope that's OK.
16 Library written using GDS-II Release 3.0
17 Library name: counter4
18 Reading "sky130_fd_sc_hd__decap_8".
19 Reading "sky130_ef_sc_hd__decap_12".
20 Reading "sky130_fd_sc_hd__decap_3".
21 Reading "sky130_fd_sc_hd__buf_2".
22 Reading "sky130_fd_sc_hd__fill_1".
23 Reading "sky130_fd_sc_hd__tapvpwrvngnd_1".
24 Reading "sky130_fd_sc_hd__decap_4".
25 Reading "sky130_fd_sc_hd__decap_6".
26 Reading "sky130_fd_sc_hd__clkbuf_2".
27 Reading "sky130_fd_sc_hd__and2_1".
28 Reading "sky130_fd_sc_hd__xnor2_1".
29 Reading "sky130_fd_sc_hd__fill_2".
30 Reading "sky130_fd_sc_hd__clkbuf_16".
31 Reading "sky130_fd_sc_hd__a310_1".
32 Reading "sky130_fd_sc_hd__or2_1".
33 Reading "sky130_fd_sc_hd__clkbuf_1".
34 Reading "sky130_fd_sc_hd__dfrtp_1".
35 Reading "sky130_fd_sc_hd__and4_1".
36 Reading "sky130_fd_sc_hd__nand2_1".
37 Reading "sky130_fd_sc_hd__and2b_1".
38 Reading "sky130_fd_sc_hd__xor2_1".
39 Reading "counter4".
40 [INFO]: Loading counter4
41
42 DRC style is now "drc(full)"
43 Loading DRC CIF style.
44 No errors found.
45 [INFO]: COUNT: 0
46 [INFO]: Should be divided by 3 or 4
47 [INFO]: DRC checking DONE (/home/opentools/OpenLane/designs/counter4/runs/RUN_2026.08.19_23.06.21/reports/signoff/drc.rpt)
48 [INFO]: Saving mag view with DRC errors (/home/opentools/OpenLane/designs/counter4/runs/RUN_2026.08.19_23.06.21/results/signoff/counter4.drc.mag)
49 [INFO]: Saved
```

ie pointer inside or press Ctrl+G.


LVS:

```
/home/opentools/OpenLane/designs/counter4/runs/RUN_2026.08.19_23.06.21/signoff
< warnings.log x errors.log x cmds.log x drc.tcl x drc.layout.xml x drc.rdb x drc.rpt x drc.tr x detailed.drc x 27-drc.log x 26-lef.log x 26-counter4.lvs.lef.log x >
1 LVS reports no net, device, pin, or property mismatches.
2
3 Total errors = 0


151 Class: sky130_fd_sc_hd__fill_1 instances: 1
152 Class: sky130_fd_sc_hd__fill_2 instances: 1
153 Circuit contains 28 nets.
154
155 Circuit 1 contains 31 devices, Circuit 2 contains 31 devices.
156 Circuit 1 contains 28 nets, Circuit 2 contains 28 nets.
157
158 Netlists match uniquely.
159 Result: Circuits match uniquely.
160 Logging to file "/home/opentools/OpenLane/designs/counter4/runs/RUN_2026.08.19_23.06.21/logs/signoff/26-counter4.lef.log" disabled
161 LVS Done.
```


```
[INFO]: Writing Verilog...
[STEP 11]
[INFO]: Running Detailed Placement...
% run_cts
[STEP 12]
[INFO]: Running Clock Tree Synthesis...
[STEP 13]
[INFO]: Writing Verilog...
% run_routing
[INFO]: Routing...
[STEP 14]
[INFO]: Running Global Routing Resizer Timing Optimizations...
[STEP 15]
[INFO]: Writing Verilog...
[STEP 16]
[INFO]: Running Detailed Placement...
[STEP 17]
[INFO]: Running Global Routing...
[INFO]: Starting FastRoute Antenna Repair Iterations...
[STEP 18]
[INFO]: Running Fill Insertion...
[STEP 19]
[INFO]: Writing Verilog...
[STEP 20]
[INFO]: Running Detailed Routing...
[INFO]: No DRC violations after detailed routing.
[STEP 21]
[INFO]: Writing Verilog...
1787170387
% run_magic
[STEP 22]
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDS-II with Magic...
[INFO]: Generating MAGLEF views...
% run_magic_spice_export
[STEP 23]
[INFO]: Running Magic Spice Export from LEF...
% run_lvs
[STEP 24]
[INFO]: Writing Powered Verilog...
[STEP 25]
[INFO]: Writing Verilog...
[STEP 26]
[INFO]: Running LEF LVS...
% run_magic_drc
[STEP 27]
[INFO]: Running Magic DRC...
[INFO]: Converting Magic DRC Violations to Magic Readable Format...
[INFO]: Converting Magic DRC Violations to Klayout XML Database...
[INFO]: No DRC violations after GDS streaming out.
%
```

Placement congestion



Routing congestion





Final GDS:

